AMENMOMENTS TO THE CLAIMS

This listing of claims replaces all prior versions and listing of claims in the application.

Listing of Claims:

1 (currently amended). An integrated circuit for video/audio processing that processes <u>a</u> video and audio <u>signals</u> <u>signal</u>, comprising:

a microcomputer block including a CPU (central processor unit);

a stream input/output block operable to receive/output <u>a</u> video and audio streams stream to and from an external device, under [[the]] <u>a</u> control of said microcomputer block;

a media processing block processor operable to execute media processing including at least one of compression and decompression of the video and audio streams stream inputted to said stream input/output block or outputted from said stream input/output block under the control of said microcomputer block;

an AV input/output block operable to convert the video and audio streams stream subjected to the media processing in said media processing block processor and output the video and audio streams stream to [[an]] a first external device apparatus, or acquire the video and audio signals signal from [[the]] a second external device apparatus and convert the video and audio signals signal into a video and audio streams stream to be subjected to the media processing in said media processing block processor, under the

control of said microcomputer block; and

a memory interface block operable to control <u>a</u> data transfer between a memory and said microcomputer block, said stream input/output block, said media processing block <u>processor</u> and said AV input/output block, under the control of said microcomputer block, <u>wherein</u>

each of said microcomputer, said stream input/output, said media processor and said AV input/output is connected to said memory interface by each of respective plural dedicated data buses,

each of the respective plural dedicated data buses is associated to one of said microcomputer, said stream input/output, said media processor and said AV input/output, and

the video and audio stream is exchanged through said memory among said microcomputer, said stream input/output, said media processor and said AV input/output.

2 (canceled).

3. (currently amended). The integrated circuit for video/audio processing according to Claim [[2]] 1,

wherein said memory interface block is operable to relay the data transfer so that the data transfer between said memory and said microcomputer block, said stream input/output block, said media processing block processor and said AV input/output block is made in parallel.

4. (currently amended). The integrated circuit for video/audio processing according to Claim [[2]] 1,

wherein said microcomputer block, said stream input/output block, said media processing block processor and said AV input/output block have no buffer memory for buffering the video and audio streams stream.

5. (currently amended). The integrated circuit for video/audio processing according to Claim [[2]] 1,

wherein said microcomputer block, said stream input/output block, said media processing block processor and said AV input/output block store the video and audio streams stream in said memory and notify notifies remaining ones of said stream input/output, said media processor and said AV input/output the other blocks of the storage.

6 (currently amended). The integrated circuit for video/audio processing according to Claim [[2]] 1,

wherein said stream input/output block has <u>includes</u> an interface unit operable to transmit and receive the video and audio <u>streams stream</u> to and from said external device, an encryption <u>processing unit processor</u> operable to encrypt or decrypt the <u>transmitted</u> <u>and received</u> video and audio <u>streams stream transmitted and received</u>, and a <u>first</u> direct memory access <u>control unit controller</u> operable to transfer data between said external device and said memory,

said media processing block has processor including an instruction parallel

processor which executes plural signal processing instructions in parallel, an accelerator which executes an arithmetic operation, and a <u>second</u> direct memory access control unit <u>controller</u> operable to control the data transfer with said memory,

said AV input/output block has includes a graphics engine which executes graphics processing of image data, and a format conversion unit converter operable to convert the format of the video signal, and

said memory interface block has <u>includes</u> plural ports connected to said microcomputer block, said stream input/output block, said media processing block <u>processor</u> and said AV input/output block, and has a memory scheduler which adjusts [[the]] timing of data transfer at each of said plural ports.

7. (currently amended). The integrated circuit for video/audio processing according to Claim 6,

wherein said microcomputer block further has <u>includes</u> at least one of a clock control unit <u>controller</u> operable to turn on/off [[the]] <u>a</u> supply of a clock to said CPU and a power supply <u>control unit controller</u> operable to turn on/off the power supply.

8. (currently amended). The integrated circuit for video/audio processing according to Claim 6,

wherein said media processing block processor further has <u>includes</u> a data parallel processor which executes an arithmetic operation on plural pieces of data in parallel.

9. (currently amended). The integrated circuit for video/audio processing

according to Claim [[2]] 1, further comprising:

a signal line which connects said stream input/output block and said media processing block processor,

wherein said media processing block processor is operable to execute media processing of the video and audio streams stream inputted from said stream input/output block through said signal line or the video and audio streams stream to be outputted to said stream input/output block through said signal line.

10. (currently amended). The integrated circuit for video/audio processing according to Claim [[2]] 1,

wherein circuit elements and wiring between the circuit elements in said microcomputer block, said stream input/output block, said media processing block processor, said AV input/output block and said memory interface block are formed on a circuit layer and a first wiring layer, respectively, on a semiconductor substrate; and

each of said plural dedicated data bus is buses is formed on a second wiring layer located above said first wiring layer.

11 (currently amended). The integrated circuit for video/audio processing according to Claim [[2]] 1,

wherein a structure of said integrated circuit for video/audio processing is used as
a is included in each of plural different system LSI (large-scale integration)
corresponding to each of [[for]] plural different devices; and

the plural different devices include at least two among a digital [[TV]] television,

a digital video recorder, a video camera and a portable telephone.

12. (currently amended). The integrated circuit for video/audio processing according to Claim 11,

wherein assuming that one of said <u>plural different</u> devices is designated as a first device and another as a second device and a process is shared by said integrated circuit for video/audio processing for the first device and said integrated circuit for video/audio processing for the second device;

in the case where the process is executed by said microcomputer block of said integrated circuit for video/audio processing for the first device, the process is executed by said microcomputer block of said integrated circuit for video/audio processing for the second device;

in the case where the process is executed by said stream input/output block of said integrated circuit for video/audio processing for the first device, the process is executed by said stream input/output block of said integrated circuit for video/audio processing for the second device;

in the case where the process is executed by said media processing block processor of said integrated circuit for video/audio processing for the first device, the process is executed by said media processing block processor of said integrated circuit for video/audio processing for the second device; and

in the case where the process is executed by said AV input/output block of said integrated circuit for video/audio processing for the first device, the process is executed by said AV input/output block of said integrated circuit for video/audio processing for the

second device.

13. (currently amended). The integrated circuit for video/audio processing according to Claim 11,

wherein in the case where one of the <u>plural different</u> devices is designated as a first device and another as a second device,

the CPU of said integrated circuit for video/audio processing for the first device and the CPU of said integrated circuit for video/audio processing for the second device have instruction sets partially compatible with each other.

14. (currently amended). The integrated circuit for video/audio processing according to Claim 11,

wherein said media processing block has <u>includes</u> an instruction parallel processor which executes plural signal processing instructions in parallel; and

in the case where one of the <u>plural different</u> devices is designated as a first device and another as a second device,

the instruction parallel processor of said integrated circuit for video/audio processing for the first device and the instruction parallel processor of said integrated circuit for video/audio processing for the second device have instruction sets partially compatible with each other.

15. (currently amended). The integrated circuit for video/audio processing according to Claim 11,

wherein said media processing block processor includes has an instruction parallel processor which executes plural signal processing instructions in parallel; and

in the case where one of the <u>plural different</u> devices is designated as a first device and another as a second device,

<u>a</u> [[the]] core of the CPU of said integrated circuit for video/audio processing for the first device and [[the]] <u>a</u> core of the CPU of said integrated circuit for video/audio processing for the second device have [[the]] <u>a</u> same logic connection, and

<u>a</u> [[the]] core of the instruction parallel processor of said integrated circuit for video/audio processing for the first device and [[the]] <u>a</u> core of the instruction parallel processor of said integrated circuit for video/audio processing for the second device have the <u>a</u> same logic connection.

16. (currently amended). The integrated circuit for video/audio processing according to Claim 11,

wherein said media processing block has <u>processor includes</u> an instruction parallel processor which executes plural signal processing instructions in parallel; and

in the case where one of the <u>plural different</u> devices is designated as a first device and another as a second device,

<u>a</u> [[the]] core of the CPU of said integrated circuit for video/audio processing for the first device and [[the]] <u>a</u> core of the CPU of said integrated circuit for video/audio processing for the second device have [[the]] <u>a</u> same mask layout, and

<u>a</u> [[the]] core of the instruction parallel processor of said integrated circuit for video/audio processing for the first device and [[the]] <u>a</u> core of the instruction parallel

processor of said integrated circuit for video/audio processing for the second device have [[the]] <u>a</u> same mask layout.

17 (currently amended). The integrated circuit for video/audio processing according to Claim 11,

wherein in the case where one of the <u>plural different</u> devices is designated as a first device and another <u>one is designated</u> as a second device,

an [[the]] address of [[the]] a first control register for said stream input/output block, said media processing block processor, said AV input/output block and said memory interface block on the a memory map of the CPU in said integrated circuit for video/audio processing for the first device is identical to [[the]] an address of [[the]] a second control register for said stream input/output block, said media processing block processor, said AV input/output block and said memory interface block on the a memory map of the CPU in said integrated circuit for video/audio processing for the second device.

18 (currently amended). A method of designing and developing devices using the integrated circuit for video/audio processing according to Claim 1,

wherein the <u>plural different</u> devices include a digital [[TV]] <u>television</u>, a digital video recorder, a video camera and a portable telephone.

19. (currently amended). The method of designing and developing devices according to Claim 18, wherein the design and development is performed in such a

manner that:

assuming that one of the <u>plural different</u> devices is designated as a first device and another of the <u>plural different</u> devices <u>is designated</u> as a second device and a process is shared by said integrated circuit for video/audio processing for the first device and said integrated circuit for video/audio processing for the second device;

in the case where the process is executed by a microcomputer block of said integrated circuit for video/audio processing for the first device, the process is executed by a microcomputer block of said integrated circuit for video/audio processing for the second device;

in the case where the process is executed by a stream input/output block of said integrated circuit for video/audio processing for the first device, the process is executed by a stream input/output block of said integrated circuit for video/audio processing for the second device;

in the case where the process is executed by a media processing block processor of said integrated circuit for video/audio processing for the first device, said process is executed by a media processing block processor of said integrated circuit for video/audio processing for the second device; and

in the case where the process is executed by an AV input/output block of said integrated circuit for video/audio processing for the first device, the process is executed by an AV input/output block of said integrated circuit for video/audio processing for the second device.

20 (currently amended). The integrated circuit for video/audio processing

according to Claim [[2]] 1,

wherein said AV input/output block is further operable to generate a recording video signal by converting the <u>a</u> resolution of the video signal converted from [[the]] <u>a</u> video stream subjected to media processing by said media <u>processing block processor</u> or acquired from [[an]] <u>said second</u> external <u>device apparatus</u>, as well as generating field feature information indicating at least one of [[the]] in-field total and [[the]] inter-field difference of [[the]] video fields indicated by the recording video signal; and

said media processing block processor is further operable to access the field feature information and convert the recording video signal into a recording video stream.

21. (currently amended). The integrated circuit for video/audio processing according to Claim 20, further comprising:

a signal line which connects said media processing block processor and said AV input/output block,

wherein the field feature information is exchanged between said media processing block processor and said AV input/output block through said signal line.

22. The integrated circuit for video/audio processing according to Claim [[2]] 1,

wherein said media processing block processor executes, by time division, a multiplexing or demultiplexing process for the video and audio stream, a video data compressing or decompressing process, and an audio data compressing or decompressing process for one video/audio multiplex stream, as well as prohibiting the multiplexing or demultiplexing process for the video and audio stream from being executed plural times

within a predetermined time.

23. The integrated circuit for video/audio processing according to Claim 22,

wherein said media processing block has processor includes a virtual multiprocessor functioning as plural logical processors by time division;

the multiplexing or demultiplexing process for said <u>video and audio</u> stream, the compressing or decompressing process for said video data, and the compressing or decompressing process for said audio data are executed by different logical processors, respectively, which are [[the]] <u>a</u> function of said virtual multiprocessor; and

<u>a</u> [[the]] logical processor for executing the multiplexing or demultiplexing process for said <u>video and audio</u> stream sleeps until the expiry <u>an expiration</u> of [[the]] <u>a</u> time on a predetermined timer after completion of the processing of a predetermined unit of said <u>video and audio</u> stream.

24 (new). An integrated circuit for video/audio processing that processes <u>a</u> video and audio signal, comprising:

a microcomputer including a CPU (central processing unit);

a stream input/output operable to receive/output a video and audio stream to and from an external device, under a control of said microcomputer;

a media processor operable to execute media processing including at least one of compression and decompression of the video and audio stream inputted to said stream input/output or outputted from said stream input/output block under the control of said microcomputer;

an AV input/output operable to convert the video and audio stream subjected to the media processor in said media processor and output the video and audio stream to a first external apparatus, or acquire the video and audio signal from a second external apparatus and convert the video and audio signal into a video and audio stream to be subjected to the media processing in said media processor, under the control of said microcomputer;

a memory interface operable to control a data transfer between a memory and said microcomputer, said stream input/output, said media processor and said AV input/output, under the control of said microcomputer; and

plural dedicated data buses, each dedicated data bus of said plural dedicated data buses directly connecting said memory interface to a respective one of each of said microcomputer, said stream input/output, said media processor and said AV input/output, wherein

each dedicated data bus of said plural dedicated data buses being associated to one of said microcomputer, said stream input/output, said media processor and said AV input/output, and

the video and audio stream is exchanged through said memory among said microcomputer, said stream input/output, said media processor and said AV input/output.

25 (new). The integrated circuit for video/audio processor according to claim 24, wherein each dedicated data bus of the plural dedicated data buses connects said memory interface with only each of said microcomputer, said stream input/output, said media processor and said AV input/output at all times.